Pinards PDF

STLS2F Loongson 2F high performance bit superscalar MIPS. ® microprocessor. Features. □ bit superscalar architecture. □ MHz clock frequency. Loongson 2F: High performance bit superscalar MIPS. ® microprocessor. Features. □ bit superscalar architecture. □ MHz clock. ICT Loongson 2F (ST STLS2F01) (Godson-2). ICT Loongson 2F ( MHz) (90 nm) + MB of DDR2. Lemote YeeLoong notebook. 4-way superscalar.

Author: Magami Nikolmaran
Country: Ecuador
Language: English (Spanish)
Genre: Politics
Published (Last): 28 March 2018
Pages: 281
PDF File Size: 15.79 Mb
ePub File Size: 11.51 Mb
ISBN: 405-2-88346-224-4
Downloads: 95469
Price: Free* [*Free Regsitration Required]
Uploader: Mikazil

Instructions with unready source operands snoop result and forward buses for their operands. In SeptemberLemote announced 2r Yeeloong Early implementations of the family lacked four instructions patented by MIPS Technologies to avoid legal issues.

Retrieved 16 April InLoongson released latest version of 3A cpu, 3A One instruction with all required operands ready is selected from the fixed- or floating-point reservation station for each functional unit. China enters the low-cost laptop competition.

Open source applications on Linux Platform can be ported with little effort. Archived from the original on 21 June Views Read Edit View history. Each empty entry of reservation stations and queues selects among four dispatched instructions in this cycle. In other projects Wikimedia Commons. In AugustLoongson Technology Corp. Archived from the original on 13 April For example, Windows CE was ported to a Loongson-based system with minimal effort.


As one of the domestic CPU of China, Loongson 3A is being commercialized, and in the recently exhibition in Nanjingbased on the Loongson 3A motherboard developers computer quietly debut. Inter-instruction dependencies among four instructions mapped in the same cycle are also checked.

Loongson 2F 900MHz vs MediaTek MT8163 V/A 1.5 GHz

By using this site, you agree to the Terms of Use llongson Privacy Policy. The new instructions help with emulation performance, for example QEMU the only known example. Retrieved from ” https: Based in BeijingBLX focuses loongskn designing the bit Loongson general-purpose and embedded processors, together with developing software tools and reference platforms.

Broadcom various Cavium Octeon. Archived from the original on 17 April Archived from the original on Each version can be clocked from 1. June Learn how and when to remove this template message.

Archived from the original on 4 June loonvson It is fabricated with 0. The Loongson 2 adds bit ability to the Loongson architecture. This article’s use of external links may not follow Wikipedia’s policies or guidelines. Committed instructions are sent to the register mapping module to confirm the mapping of its destination register and release the old one.

  ISO 1106-3 PDF

The highest frequency of Godson-3B is 1. Marvell 88E “Link Street”.

ICT Loongson (Godson)

Associated instructions are also sent to branch queue and memory queue. The value is then sent to memory access queue, where dynamic memory disambiguation and memory forwarding is performed.

From Wikipedia, the loobgson encyclopedia. Archived from the original on 15 September The Godson 2F, released to market in earlyran at 1.

Loongson – Wikipedia

It was formerly called Godson. The topic of the speech was “Research and Development of Godson processors”. Tag compare is also performed at this stage, but value selection according to tag compare result is delayed to next cycle.

It f2 also get the data directly from one of the result buses if its source register number matches the destination register number of the result bus.